This paper presents a modified SVPWM algorithm to control DC-link imbalances in the three-level NPC-MLI. The proposed scheme is a result of the blend of the techniques: Nearest Three Vector (NTV) and Selected Three Vector (STV). This scheme can maintain DC-link voltage within a specified tolerance value for any value of modulation index with a wide range of load variation. The results of the proposed scheme exhibits DC-link voltage variation within 0.25%, which is well below the acceptable limit. The scheme guarantees to achieve voltage balancing without any additional control. The benefits of the proposed solution over existing schemes are verified through the MATLAB simulation.
Introduction
Multilevel inverters (MLI) were proposed by Nabae.A (Nabae.A. et.al, 1981) . Since then multilevel inverters have drawn interest in the electrical power industry in recent years. MLI offers a set of features that are well suited for HVDC transmission, reactive power compensating devices, power conditioning, active power filtering and so on (Marcelo et.al (Rodriguez, J.S et .al, 2010) . NPC-MLI in Figure 1 suffers from the DC-link imbalance problem due to the dc link capacitors; magnitude of this problem increases with the increase in number of levels. The DClink imbalance degrades the operation of the inverter by increasing the voltage stress on the semiconductor devices, introducing harmonics and distorting the output voltage.
The neutral point balance can be achieved by using an algorithm to switch the inverter with proper switching states such that the DC-link balancing is achieved. Josep Pou et .al have used stationary feed forward SVPWM for D.C-link balancing, in which the duty cycle calculations involved are more complex. A new modulation approach for complete control of DC-link balancing in 3-level 3-phase NPC VSI has been proposed based on the virtual vector concept, which guarantees the balancing of DClink voltage for any load over the full modulation range (Jian- Yong ZHENG et.al, 2010) . However this method has only been implemented using carrier based PWM which involves the calculation of angles and trigonometric ratios. A complete control has been obtained in the 3-level 3-phase NPC inverter (Amit Kumar Gupta et.al, 2007) . This scheme fully dependants on modulation index and reference vector angle. In this paper, a SVPWM Nearest Three Vector and Selected Three Vector (NSTV) strategy is proposed. The crux of the scheme is ingenious usage of Nearest Three Vector (NTV) and the Selected Three Vector (STV) to bring the DC-link voltage fluctuations below the tolerated value. The presented solution is capable of eliminating the low frequency dc-link capacitor voltage oscillations and guarantees balancing of dc-link voltage in 3-level NPC-MLI over the full range of modulation. The improvement in npf through proposed SVPWM is much pronounced for higher modulation range than the lower. The scheme is simulated and conceptual feasibility is thoroughly understood using MATLAB software.
Traditional Space Vector PWM Strategy
The SVPWM treats sinusoidal voltage as constant amplitude vector rotating at constant frequency with reference voltage vector V * , defined by V * =|V * |*e jwt ,
rotates around the centre of the space vector (SVM) diagram at an angular frequency ω=2πf sys (e.g.f sys =50 Hz).The 3-phase 3-level space vector diagram illustrated in Figure 2 The rotating reference vector V * lies in any of the sector inside that 4 sub-triangles are available. The three vectors of the corresponding triangle can be used to synthesise the sampled reference voltage vector.
(1) 
DC-link capacitor balancing problem with respect to modulation index
For the linear modulation region, there are three modes; (i) (0<m<0.5) in this mode, the active vectors are the short vectors and the balance is achieved undoubtedly, (ii) (0.5<m<0.8) the active vectors are medium and short vectors, where balancing becomes poor and (iii) in higher modulation index (0.8<m<0.907), the participation of the medium vector is maximum and it can compensate the short vector as the DC-link capacitor imbalance is high. At higher modulation index, the reference vector lies in Δ 1 , Δ 2 and Δ 3 and results in imbalance. The Figure 2 shows that npf against various triangles and it is evident that higher range of output, inherits magnified dc link imbalance.
Figure 2. Space Vector Diagram of NPC-MLI

Modified Switching Vector Scheme to educe the D.C-ink mbalance R L I
The major problem in the neutral point diode clamped inverter is D.C-link balancing. The D.C-link balancing can be defined as [8] .
where n is number of levels, V dc-link is applied dc voltage and V c2 is capacitor voltage The issues of the D.C-link balancing problem can be rectified by controlling the movement vector in circular position. The nearest three vector (NTV) scheme is used to switch the vertices of the triangle in every switching period for the modulation index below (0<m<0.5) it gives better performance. At the modulation index (0.5<m<0.907) there is the large fluctuation due to participation of the medium vector it can lead to large D.C-link imbalance problem. The selected three vectors (STV) will reduce the D.C-link imbalance problem at the higher modulation index. 
Nearest Three Vector (NTV) scheme
The nearest three vector (NTV) scheme is used for the D.C-link balancing without using the middle vector. The triangle in the sector is considered as a sector of virtual two level inverter. The sector where the control vector is located can be identified by the ∆ j by the general implementation of the space vector modulation scheme. Using the reference point the suitable vertex of the triangle can be taken as the zero vector of the two level sector. The duty ratios are
Selected Three Vector (STV) scheme
The space vector consists of 6 sectors in each sector 4 sub triangles. The sub triangles can be split into to 6 triangles by joining V L2 and V S2 , V S1 andV L1 , and V Z and V M . so that the triangles are named as
, and ∆ e (V L2 V SI V S2 ).In Figure 4 only the short and long are used ,the medium vectors are neglected to reduce D.C. link imbalance In the triangle splitting the centre point v g is considered as the midpoint, that point will produce the zero phase current according to the nearest three vector (NTV) scheme that figure has been shown below. In this V g must be zero so according to this method the ground point will not lead to D.C-link imbalance. 
Implementation of Proposed Algorithm
The general SVM scheme of 3-level inverter and timing calculations implementation are carried out based on the 2-level inverter. In this, the NTV and the STV schemes are incorporated based on these switching selections. If the DC-link imbalance is more than the maximum level, the STV scheme is used and whenever it is less than the maximum level, NTV scheme is used. Alternatively if the modulation index is greater than 0.6 then due to the contribution of the medium vectors the vector moves in
such a manner that only the short vectors can be used which leads to the usage of the STV scheme. The following flow chart in Figure 6 describes the switching selection in more details. for NSTV scheme, Therefore, the proposed NTSV scheme mountain's DClink balance within a specified tolerance value with any modulation index and for wide load variation. Hence, large DC-link capacitors are not required. In Figure 9 (a) shows the FFT spectrum analysis of THD % for a three level inverter with SVM based NTV scheme which results the THD values as 10.76 % for modulation index=0.907 and Fig.9(b) shows the THD% for a three level inverter with SVM based NSTV scheme for modulation index=0.907. Here, the range of modulation index (0<m i <0.5),the value of THD% can be easily maintained by using the NTV scheme.However if the modulation index goes beyond the 0.5 (m i >0.5),due to the participation of the medium vectors the npf and THD increases which are not to be acceptable Therefore for the modulation index (m≥0.5), the STV scheme is used to limit the npf. The Table 5 to Table 7 shows the conventional, NTV and STV SVM schemes for different modulation index and the corresponding values of npf%, output line voltages and the percentage of THD. The Table 6 shows the values of npf%=5.2% and THD%=14.70% which are considered to be high, at modulation index 0.907 using the existing SVM scheme. So in order to reduce those values,Nearest three vector scheme was implemented where the npf% was reduced to 2.8% and THD% to 10.76% with an additional advantage of increase in line voltage with the involvement of medium vectors.The %npf was further reduced to 0.22% by using the NSTV SVM scheme and the %THD=10.42% was also reduced.Therefore the proposed NSTV SVM scheme without using the medium vectors reduces the percentage of npf to 0.22%(which is well below the IEEE standards) and the THD% reduced to 10.42% and also the NSTV scheme maintains the good power factor.However the line voltage obtained was somewhat lesser than the NTV scheme. The Figure 10 spectacles the three dimentaional chart about npf % ,Line voltage and THD % verses different modulation index of both the NTV and NSTV SVM schemes.At this juncture , we can understand through out the entire modulation range the proposed NSTV -SVM scheme maintans the npf up to 0.2 % with less THD
Analysis of CMV depending upon switching states 1
The proposed SVM scheme is better to balancing capacitor ,but to consider the Common mode voltage it will producing 33 % V dc ,which is same as converntaional.It can be reduced by chossing the proper Switching events . The common mode voltage is defined as the voltage between star connected load neutral point and ground of the inverter. It is given as [12] Vng=(Van+ Vbn+ Vcn)/3 (11) The common mode voltage is mostly depend upon the average of the inverter phase voltages. In the star connected load sum of the phase voltage must be zero. Here in the 3-level npc inverter produce different combinations of phase voltages depend upon the switching states available in the SVPWM [13] . In the conventional SVPWM the state 1 produce +Vdc/2, 0 produces 0V & -1 produce -Vdc/2. In the operation of the conventional SVPWM has 27 switching states each state has different CMV [14] [15] . According to the detailed analysis,12 switching states produce ±Vdc/6, 7 states produce zero CMV, 6 states produce ±Vdc/3 & 2 states produce ±Vdc/2 as shown in Table 8 . 
The proposed NSTV-SVM scheme will produce common mode voltage equal to +Vdc/3 as like conventaional SVPWM and the value of the common mode voltage can be reduced by proper switching schemes [16] .The Fig 11 shows the CMVdeveloped in an induction motor when connected to a three level diode clamped inverter. The inverter is controlled by the Proposed NSTV technique with a carrier frequency of 1050 Hz and a modulating index of 0.9. In addition to this, the same NSTV -SVM scheme can be extened to over modulation region ( modulation index more than 0.907 ) with small changes in duty cycle calculations and vector participation . The proposed PWM scheme , similar to other control approaches,utilize a redundant active vector in a switching sequence in order to reduce the dc link voltage balance. The main difference is in selecting the methods of three nearest selected vector with redundant state.
The salient features of the proposed scheme are,  The scheme is able to maintain DC-link balance within a specified tolerance value with any modulation index and for wide load variation.
Hence, large DC-link capacitors are not required.  DC-link voltage fluctuation is the only feedback parameter required to obtain overall good performance, no additional input is required.  The volt-sec balance is maintained throughout the scheme. The scheme is computationally simple and hence can be easily implemented.
Conclusion
A novel SVPWM modulation approach for cont rol the DC-link voltage in the three-phase three-level NPC VSI is presented. The proposed NSTV scheme maintains the DC-link imbalance within a specified tolerance value. The balancing of the DC-link voltage is achieved irrespective load condition (current magnitude, power factor etc.) and over the full range of inverter output voltage. Thus, the proposed NSTV scheme limits the DClink imbalance value to 0.25%, which is well below the IEEE standard requirement of 1% (Nomura S et .al,2005) .The scheme significantly reduces the size of the dc-link capacitors and maintains the volt-sec balance throughout the working range.
